

13th ANNUAL WORKSHOP 2017


RDMA on ARM

Pavel Shamis (Pasha), Principal Research Engineer

ARM

March, 2017

RDMA on ARM ?



ARM Servers from multiple manufacturers

Softiron 64-0800 (AMD)

HP ProLiant (Applied Micro, TI)



Cirrascale RM1905D (Applied Micro)





Wiwynn LN1148-10SL





ARM Overview



An introduction to ARM


ARM is the world's leading semiconductor intellectual property supplier.

We license to over 350 partners, are present in 95% of smart phones, 80% of digital cameras, 35% of all electronic devices, and a total of 60 billion ARM cores have been shipped since 1990.

Our CPU business model:

License technology to partners, who use it to create their own system-on-chip (SoC) products.

- We may license an instruction set architecture (ISA) such as "ARMv8-A")
- or a specific implementation, such as "Cortex-A72".
- Partners who license an ISA can create their own implementation, as long as it passes the compliance tests.



...and our IP extends beyond the CPU

ARM

A partnership business model

A business model that shares success

- Everyone in the value chain benefits
- Long term sustainability

Design once and reuse is fundamental


- Spread the cost amongst many partners
- Technology reused across multiple applications
- Creates market for ecosystem to target
 - Re-use is also fundamental to the ecosystem


Upfront license fee

Covers the development cost

Ongoing royalties

- Typically based on a percentage of chip price
- Vested interest in success of customers






Partnership

Agnisys Sanyo (Scaleo Synopsys stasource Agnisys Stasource Agnisys Stasource Agnisys Stasource Agnisys Stasource Agnisys Stasource Agnisys
2 Make - UNIT QUALCOMMA (CO STREAMENTS MOBILEXP CHISTICIAN CO Cognizant Concess According Concess Acco

Range of SoCs addressing infrastructure



One size does not fit all

ARM

Serious ARM HPC deployments starting in 2017

Two big announcements about ARM in HPC in Europe:



Bull Atos to Build HPC Prototype for Mont-Blanc Project using Cavium ThunderX2 Processor

📰 January 16, 2017 by <u>staff</u> 🛛 🔒

Today the <u>Mont-Blanc European project</u> announced it has selected Cavium's ThunderX2 ARM server processor to power its new HPC prototype.

The new Mont-Blanc prototype will be built by <u>Atos</u>, the coordinator of phase 3 of Mont-Blanc, using its Bull expertise and products. The platform will leverage the infrastructure of the Bull sequana pre-exascale supercomputer range for network, management, cooling, and power. Atos and Cavium signed an agreement to

collaborate to develop this new platform, thus making Mont-Blanc an Alpha-site for ThunderX2.



University of BRISTOL




January 17th 2017

Announcing the **GW4 Tier 2 HPC service**, 'Isambard': named after Isambard Kingdom Brunel

System specs:

- Cray CS-400 system
- 10,000+ ARMv8 cores
- HPC optimised software stack
- Technology comparison:
 - x86, KNL, Pascal
- To be installed March-Dec 2017
- £4.7m total project cost over 3 years



bristol.ac.uk

Simon McIntosh Smith, simonm@cs.bris.ac.uk, @simonmcs

5

Japan

Post-K: Fujitsu HPC CPU to Support ARM v8 ARM Fujitsu

Post-K fully utilizes Fujitsu proven supercomputer microarchitecture

Fujitsu, as a lead partner of ARM HPC extension development, is working to realize ARM Powered® supercomputer w/ high application performance

ARM v8 brings out the real strength of Fujitsu's microarchitecture

HPC apps acceleration feature	Post-K	FX100	FX10	K computer
FMA: Floating Multiply and Add	~	~	~	~
Math. acceleration primitives*	✓Enhanced	~	~	~
Inter core barrier	~	~	~	~
Sector cache	✓Enhanced	~	~	~
Hardware prefetch assist	✓Enhanced	~	~	~
Tofu interconnect	✓Integrated	✓ Integrated	~	~




slides from Fujitsu at ISC'16

Software Eco-system




ARM HPC ecosystem roadmap



Released

Planned

Linux / FreeBSD w/ AARCH64 support



Open source and commercial compilers



- GCC
 - C, C++, Fortran
 - OpenMP 4.0



nag

PathScale

NAG

C, C++ Fortran

Fortran

OpenMP 3.1

- OpenACC
- OpenMP 4.0



LLVM

- C, C++
- OpenMP 3.1, (4.0 coming soon)
- Fortran coming QI 2017



ARM C/C++ Compiler

- LLVM based
- Includes SVE





"The ARM situation has just improved tremendously over the last several years. It used to be a major pain to me, it has gone to almost being entirely painless."



- Linus Torvalds May 2015

Note: Linus Torvalds Image from Linux Foundation. Icons made by Freepik. Logos & trademarks remain the property of their respective owners and represent a range of products and services supported by Linaro.

Celebrating 5 years of Open Source Engineering on ARM



data from June 2014 - May 2015 615,000 downloads from >100 countries

website users



16 Connects 14 Cities on 3 continents





0

COFFEE

1,141,014 More than **#**3 220 Engineers minutes of videos showing demos, talks and from seed of twenty training sessions watched 11,589 company contributor for Linux Kernels 3.11 - 3.18 ~20 patches upstream www.linaro.org hardware since 2011 >50 www.96boards.org platforms 50,217 **Monthly Software** Releases Wiki pages yocto. S redhat. >1 Million


RDMA



RDMA Support

- Mellanox OFED 2.4 and above supports ARM
- Linux Kernel 4.5.0 and above (maybe even earlier)
- OFED No support
- Linux Distribution on going process





Lessons Learned


- Memory Barriers
 - Multithread environment
 - Software-hardware interaction

#define ucs_memory_bus_store_fence() asm volatile ("dsb st" ::: "memory");
#define ucs_memory_bus_load_fence() asm volatile ("dsb ld" ::: "memory");
#define ucs_memory_cpu_fence() asm volatile ("dmb sy" ::: "memory");
#define ucs_memory_cpu_store_fence() asm volatile ("dmb st" ::: "memory");
#define ucs_memory_cpu_load_fence() asm volatile ("dmb ld" ::: "memory");
#define ucs_memory_cpu_load_fence() asm volatile ("dmb ld" ::: "memory");

asm volatile ("dsb sy" ::: "memory");

#define ucs_memory_bus_fence()

- Examples <u>https://github.com/openucx/ucx/blob/master/src/ucs/arch/aarch64/cpu.h#L25</u>
- You can "fish" for these bugs in MPI implementations around Eager-RDMA and shared memory protocols



Maranget, Luc, Susmit Sarkar, and Peter Sewell. "A tutorial introduction to the ARM and POWER relaxed memory models." Draft available from http://www.cl.cam.ac.uk/~pes20/ppc-supplemental/test7.pdf (2012).

Lessons Learned - continued

- Low-level timers
 - Typically found in benchmarks and MPI
 - Code examples <u>https://github.com/openucx/ucx/blob/master/src/ucs/arch/aarch64/cpu.h#L35</u>



```
static inline uint64_t ucs_arch_read_hres_clock(void)
{
    uint64_t ticks;
    asm volatile("isb" : : : "memory");
    asm volatile("mrs %0, cntvct_el0" : "=r" (ticks));
    return ticks;
}
static inline double ucs_arch_get_clocks_per_sec()
{
    uint32_t freq;
    asm volatile("mrs %0, cntfrq_el0" : "=r" (freq));
}
```

return (double) freq;

}

Lessons Learned – continued


- Not all cache-lines are 64Byte !
 - Implementation dependent
 - 128Byte and 64Byte



http://xeroxnostalgia.com/duplicators/xerox-9200/

Optimizations

- AVX => Neon
 - Mostly found around communication request initialization codes <u>https://github.com/openucx/ucx/blob/891e20ef90257d1e2721da52461b0261220c82d8/src/uct/</u> <u>ib/mlx5/ib_mlx5.inl#L160</u>
- Busy-wait loop
 - See Wait-For-Event (WFE)




Pavel Shamis, M. Graham Lopez, and Gilad Shainer. "Enabling One-sided Communication Semantics on ARM"

Preliminary Results




Testbed


- 2 x Softiron Overdrive 3000 servers with AMD Opteron AI I00 / 2GHz
- ConnectX-4 IB/VPI EDR (PCIe g2 x8)
- Ubuntu 16.04
- MOFED 3.3-1.5.0.0
- UCX [0558b41]
- XPMEM [bdfcc52]
- OSHMEM/OPEN-MPI [fed4849]



OpenUCX and OpenSHMEM on ARM




OpenUCX with InfiniBand



Pavel Shamis, M. Graham Lopez, and Gilad Shainer. "Enabling One-sided Communication Semantics on ARM"


ARM

SHMEM_WAIT()



Pavel Shamis, M. Graham Lopez, and Gilad Shainer. "Enabling One-sided Communication Semantics on ARM"

OpenSHMEM SSCA




27 © ARM 2017

Pavel Shamis, M. Graham Lopez, and Gilad Shainer. "Enabling One-sided Communication Semantics on ARM"

OpenSHMEM GUPs

OpenSHMEM GUPs Benchmark




28 © ARM 2017

Pavel Shamis, M. Graham Lopez, and Gilad Shainer. "Enabling One-sided Communication Semantics on ARM"

Summary

- Linux RDMA community is doing great job !
- A lot of progress was made in ARM HPC/server software eco-system





ARM

The trademarks featured in this presentation are registered and/or unregistered trademarks of ARM Limited (or its subsidiaries) in the US and/or elsewhere. All rights reserved. All other marks featured may be trademarks of their respective owners.

Copyright © 2017 ARM Limited


© ARM 2017

Backup




CCX Cache Coherent Interconnect

- Accelerators and Network (NIC/HCA/etc.) as a first class "citizen" in the system
- Seamless process and accelerator hardware cache coherence support
- Low-latency and high-bandwidth
- Allow in-line acceleration
 - Bump in the wire processing (network packet processing, storage acceleration, etc.)
- Allows "off-line" acceleration (co-processor model)
- Driver-less / interrupt-less usage model
- <u>http://www.ccixconsortium.com</u>









CCIX Enables System Connectivity For All Elements (CPU, GPU, IO, FPGA)





- All data is accessed by some form of a Read or a Write
- Example of reads: DDR Row + Column Read, PCI DMA Read, SCSI Write, Socket Read, File Read, RDMA Read
- Example of writes: DDR Row + Column Write, PCI DMA Write, SCSI Read, Socket Write, File Write, RDMA Write
- The Goal: Simplify world to memory semantic Reads & Writes

Gen-Z Overview

- An open, standards-based, scalable, system interconnect and protocol.
- Optimized to support memory semantic communications
- Breaks Processor-Memory Interlock
- Split controller model
 - Memory controller
 - Initiates high-level requests—Read, Write, Atomic, Put / Get, etc.
 - Enforces ordering, reliability, path selection, etc.
 - Media controller
 - Abstracts memory media
 - Supports volatile / non-volatile / mixed-media
 - Performs media-specific operations
 - Executes requests and returns responses
 - Enables data-centric computing (accelerator, compute, etc.)

