



Analyzing InfiniBand Packets

OpenFabrics
Software
User Group
Workshop

Qian Liu

QGA2@unh.edu

Advisor: Professor Robert D. Russell

University of New Hampshire

Presentation Overview



- 1. Why analyze IB packets
- 2. How to capture IB packets
- 3. Comparison of IB capture tools
- 4. Our use of the tools to analyze packets

1. Why analyze IB packets



- Protocol study, debug, verification, and research
- Monitor IB network performance
- Analyze inter-packet delay (IPD)
- Observe Flow Control and Congestion Control

2. How to capture IB packets



• ibdump......Software package running on nodes

http://www.mellanox.com/

• CatC analyzer......Hardware box inline between ports

http://www.teledynelecroy.com/

2. How to capture IB packets



ibdump features

- Software package freely available from Mellanox Technologies
 http://downloads.linux.hp.com/downloads/MLNX_OFED/suse/SLES11-SP2/x86_64/2.2_1.0.1/ibdump-2.0.0-8.x86_64.rpm
- Requires NO physical change to the network
- Runs on an IB host & Captures packets on an IB interface on that host
- Works for all IB data rates: SDR, DDR, QDR, FDR10, FDR
- Dumps a.pcap file which can be loaded by Wireshark http://www.wireshark.com/

Wireshark view of ibdump capture



```
Time
                                                       Destination
                                                                                             Protocol
    37 7.842593
                     LID: 3
                                                       LID: 7
                                                                                             InfiniBand
                                                                                                                           30 RC Acknowledge
    38 7,842600
                                                       LID: 3
                                                                                             InfiniBand
                                                                                                                           26 RC Send Only
                     LID: 7
    39 7.842603
                     LID: 3
                                                       LID: 7
                                                                                             InfiniBand
                                                                                                                           30 RC Acknowledge
    40 7.842613
                                                                                             InfiniBand
                                                                                                                         4138 RC RDMA Write First
                     LID: 7
                                                       LID: 3
                                                                                             InfiniBand
    41 7.842615
                                                                                                                         4122 RC RDMA Write Middle
                     LID: 7
                                                       LID: 3
    42 7.842618
                                                                                             InfiniBand
                                                                                                                         4122 RC RDMA Write Middle
                     LID: 7
                                                       LID: 3
    43 7.842620
                                                                                             InfiniBand
                     LID: 7
                                                       LID: 3
                                                                                                                         4122 RC RDMA Write Middle
    44 7.842623
                                                                                             InfiniBand
                                                                                                                         4122 RC RDMA Write Middle
                     LID: 7
                                                       LID: 3
    45 7.842625
                                                                                             InfiniBand
                                                                                                                         4122 RC RDMA Write Middle
                     LID: 7
                                                       LID: 3
    46 7.842629
                                                       LID: 3
                                                                                             InfiniBand
                                                                                                                         4122 RC RDMA Write Middle
                     LID: 7
    47 7.842631
                     LID: 7
                                                       LID: 3
                                                                                             InfiniBand
                                                                                                                         4122 RC RDMA Write Middle
    48 7.842633
                     LID: 7
                                                       LID: 3
                                                                                             InfiniBand
                                                                                                                         4122 RC RDMA Write Middle
    49 7.842636
                     LID: 7
                                                       LID: 3
                                                                                             InfiniBand
                                                                                                                         4122 RC RDMA Write Middle
    50 7.842638
                     LID: 7
                                                       LID: 3
                                                                                             InfiniBand
                                                                                                                         4122 RC RDMA Write Middle
    51 7.842640
                     LID: 7
                                                       LID: 3
                                                                                             InfiniBand
                                                                                                                         4122 RC RDMA Write Middle
    52 7.842642
                                                                                             InfiniBand
                                                                                                                         4122 RC RDMA Write Middle
                     LID: 7
                                                       LID: 3
    53 7.842644
                                                                                             InfiniBand
                                                                                                                         4122 RC RDMA Write Middle
                     LID: 7
                                                       LID: 3
    54 7.842647
                     LID: 7
                                                       LTD: 3
                                                                                             InfiniBand
                                                                                                                         4122 RC RDMA Write Middle
    55 7.842649
                     ITD: 7
                                                       ITD: 3
                                                                                             InfiniBand
                                                                                                                         4122 RC RDMA Write Last
    EE 7 0476E1
                                                                                             Infinitand
                                                                                                                           20 BC Aclebourladge
⊞ Frame 51: 4122 bytes on wire (32976 bits), 4122 bytes captured (32976 bits) on interface 0

    ⊕ Extensible Record Format

■ InfiniBand
  ■ Local Route Header
      0000 .... = Virtual Lane: 0x00
      .... 0000 = Link Version: 0
      0000 .... = Service Level: 0
      .... 00.. = Reserved (2 bits): 0
      .... ..10 = Link Next Header: 0x02
      Destination Local ID: 3
      0000 0... = Reserved (5 bits): 0
      .... .100 0000 0110 = Packet Length: 1030
      Source Local ID: 7
  ■ Base Transport Header
      Opcode: 7
      0... = Solicited Event: False
      .1.. .... = MigReq: True
      ..00 .... = Pad Count: 0
     00 02 00 03 04 06 00 07
                                07 40 ff ff 00 00 0c 32
      00 69 82 df 3a 3b 3c 3d
                                3e 3f 40 41 42 43 44 45
                                                           .i..:;<= >?@ABCDE
     46 47 48 49 4a 4b 4c 4d
                                4e 4f 50 51 52 53 54 55
                                                           FGHIJKLM NOPQRSTU
                                                           VWXYZ[\] ^_`abcde
0030
     56 57
            58 59 5a 5b 5c 5d
                                5e 5f
                                      60 61 62 63
                                6e 6f 70 71 72 73 74 75
            68 69 6a 6b 6c 6d
                                                           fghijklm nopqrstu
                                                           vwxyz{|} ~ !"#$%&
'()*+ - /0123456
0050 76 77 78 79 7a 7b 7c 7d
                                7e 20 21 22 23 24 25 26
0060 27 28 29 2a 2h 2c 2d 2e
                                2f 20 21 22 22
```

ibdump



ibdump limitations

- Cannot capture Flow Control Packets (FCP)
- Packets may get lost if the data rate is high, e.g. FDR (56Gbits/s)
- Works only on Mellanox HCAs
- Doesn't work between switches because it is software running on nodes
- Max capture size depends on the available host RAM or Disk space
- Inaccurate packet timestamps (in microsecond) (show this next)





					A L L I /
204	0.000510	SLID: 14	DLID: 15	InfiniBand	2074 RC RDMA Write Middle
205	0.000511	SLID: 14	DLID: 15	InfiniBand	2074 RC RDMA Write Middle
206	0.000511	SLID: 14	DLID: 15	InfiniBand	2074 RC RDMA Write Middle
207	0.000512	SLID: 14	DLID: 15	InfiniBand	2074 RC RDMA Write Middle
208	0.000513	SLID: 14	DLID: 15	InfiniBand	2074 RC RDMA Write Middle
209	0.000513	SLID: 14	DLID: 15	InfiniBand	2074 RC RDMA Write Middle
210	0.000514	SLID: 14	DLID: 15	InfiniBand	2074 RC RDMA Write Middle
211	0.000514	SLID: 14	DLID: 15	InfiniBand	2074 RC RDMA Write Middle
212	0.000515	SLID: 14	DLID: 15	InfiniBand	2074 RC RDMA Write Middle
213	0.000515 -	SLID: 14	DLID: 15	InfiniBand	2074 RC RDMA Write Middle
214	0.000516	SLID: 14	DLID: 15	InfiniBand	2074 RC RDMA Write Middle
215	0.000516	SLID: 14	DLID: 15	InfiniBand	2074 RC RDMA Write Middle
216	0.000517	SLID: 14	DLID: 15	InfiniBand	2074 RC RDMA Write Middle
217	0.000517	SLID: 14	DLID: 15	InfiniBand	2074 RC RDMA Write Middle
218	0.000518	SLID: 14	DLID: 15	InfiniBand	2074 RC RDMA Write Middle
219	0.000518	SLID: 14	DLID: 15	InfiniBand	2074 RC RDMA Write Middle
220	0.000519	SLID: 14	DLID: 15	InfiniBand	2074 RC RDMA Write Middle
221	0.000520	SLID: 14	DLID: 15	InfiniBand	2074 RC RDMA Write Middle
222	0.000520	SLID: 14	DLID: 15	InfiniBand	2074 RC RDMA Write Middle

2. How to capture IB packets



- CatC analyzer features
 - Hardware analyzer from LeCroy https://www.teledynelecroy.com
 - Must be physically placed into an IB link between two IB ports
 - Dumps an .ibt file which can be loaded by its IBTracer software
 - Works only for SDR (8Gbits/s) data rate
 - Works for any type of IB HCAs and switches
 - Accurate packet timestamps (in nanosecond)
 - Captures ALL packets on the link, including Flow Control Packets (FCP)

CatC analyzer



Captures packets passing through it in both directions



CatC analyzer Capture



Packet	Tv	LRH DLID	SLID	втн	RDMA V	Maria Ma	Data	ICRC	VCRC	Time Delta	Time Stamp
140951	I A	0x0018	0x001B	0,11	RC 07	F M L 10	24 dwords	0xD6CD6312	0x22F5	56 ns	00002.1159 16524
Packet	Rx	Link FC	FCTBS	VL	FCCL	LPCRC	Idle	Time Stamp			
140952	HX	normal	2972	0x0	641	0x3CA1	40 ns 000	02.1159 16538			
Packet	1	Link FC	FCTBS	VL	FCCL	LPCRC	ldle T	ime Stamp			
140953	Rx	normal	2972	0x0	642	0xDF8D	2	02.1159 16550			
Packet	1000	Link FC	FCTBS	VL	FCCL	LPCRC	Idle	Time Stamp			
140954	Rx	normal	2972	0x0	698	0xD47E		002.1159 16550			
						T: Market acceptant					
Packet	Rx	Link FC	FCTBS	VL	FCCL	LPCRC	Idle	Time Stamp			
140955		normal	2972	0x0	699	0x7565	568 ns 00	002.1159 16664			
Packet	Rx	Link FC	FCTBS	VL	FCCL	LPCRC	Idle	Time Stamp			
140956	IXA	normal	2972	0x0	700	0x1227	568 ns 00	002.1159 16808			
Packet	Rx	Link FC	FCTBS	VL	FCCL.	LPCRC	Idle	Time Stamp			
140957	HX	normal	2972	0x0	701	0xB33C	760 ns 00	002.1159 16952			
Packet		Link FC	FCTBS	VL	FCCL	LPCRC	Idle	Time Stamp	1		
140958	Rx	normal	2972	0x0	702	0x5010	T -	002.1159 17144			
Packet		Link FC	FCTBS	VL	FCCL	LPCRC	Idle	Time Stamp			
140959	Rx	normal	2972	0x0	703	0xF10B		002.1159 17288			
Packet	1	Link FC	FCTBS	VL	FCCL	LPCRC	Idle	Time Stamp			
140960	Rx	normal	2972	0x0	704	0x99D2		1002.1159 17382			
B1-1						LDODO					
140961	Rx	Link FC normal	FCTBS 2972	VL 0x0	FCCL 705	LPCRC 0x38C9		Time Stamp 02.1159 17526	a l		
									1		
Packet 140962	- Rx	Link FC	FCTBS	VL 0-0	FCCL 706	LPCRC	Time Delta	Time Stamp	2		
140962		normal	2972	0x0	7Ub	0xDBE5	52 ns	00002.1159 1754	4		
Packet	Тх	LRH DLID	SLID	втн	RDMA V	THE RESERVE TO SERVE THE PROPERTY OF THE PERSON NAMED IN COLUMN TO SERVE THE PERSON NAMED IN COLUMN TO	Data	ICRC	VCRC	Time Delta	Time Stamp
140963		0x0018	0x001B		RC 07	F M L 10	24 dwords	0xC00A3ABD	0x2F65	12 ns	00002.1159 17555

CatC analyzer



- CatC analyzer limitations
 - Only works for SDR (8Gbits/s) data rate
 - 2GB recording capacity
 - Doesn't dump in .pcap format, so its capture file cannot use Wireshark


3. Comparison between ibdump & CatC analyzer captures **First Experiment**



One data source is sending 128Mi bytes (MTU = 2k, 65536 packets), by using RDMA_WRITE, to the receiver via a MLNX SX6036 switch.

Because there is no competing flow, therefore, there should be no congestion on the link.

ibdump on both sides are running at the same time



3. Comparison between ibdump & CatC analyzer captures First Experiment



Transferring data packets on a SDR (8Gbits/s) link with no congestion,


if each data packet has 2048 bytes payload (MTU is 2k),

The inter-packet time should be around:

2048 bytes * 8 / (8Gbits/s) = 2 us

3. Comparison between ibdump & CatC captures on the receive side **First Experiment**





3. ibdump_receiver raw data First Experiment




Interval (us)	Occurrence	Percentage
0	6316	9.64%
1	13047	19.91%
2	37644	57.44%
3	7914	12.08%
4	310	0.47%
5	155	0.24%
6	47	0.07%
7	22	0.03%
8	7	0.01%
9	2	0.00%
10	1	0.00%
312	2	0.00%
314	1	0.00%
315	1	0.00%
316	2	0.00%
318	3	0.00%

11	0	D
Interval (us)	Occurrence	Percentage
319	1	0.00%
320	2	0.00%
321	1	0.00%
322	6	0.01%
323	7	0.01%
324	5	0.01%
325	3	0.00%
326	5	0.01%
327	5	0.01%
328	5	0.01%
329	4	0.01%
332	3	0.00%
333	5	0.01%
335	2	0.00%
336	3	0.00%


Comparison of CatC analyzer captures on both sides First Experiment





Comparison of ibdump captures on both sides First Experiment





ibdump_sender and ibdump_receiver raw data First Experiment




Interval (us)	ibdump_sender	ibdump_receiver	Interval (us)	ibdump_sender	ibdump_receiver
	Occurrence	Occurrence		Occurrence	Occurrence
0	3106	6316	3 1 9	0	1
1	16103	13047	320	0	2
2	38531	37644	321	2	1
3	7203	7914	322	2	6
4	221	310	323	3	7
5	103	155	324	0	5
6	21	47	325	0	3
7	23	22	326	0	5
8	11	7		-	
9	0	2	327	0	5
10	0	1	328	0	5
312	0	2	329	0	4
314	0	1	332	0	3
315	0	1	333	0	5
316	0	2	335	0	2
318	0	3	336	0	3

3. Comparison between ibdump & CatC analyzer captures **Second Experiment**




Two data sources, each is sending 128Mi bytes, by using RDMA_WRITE, to the single receiver via a MLNX SX6036 switch.

The expected inter-packet interval from the same source should be 4 us




Comparison of two sender flows on CatC receive side **Second Experiment**





Comparison of ibdump sender 1 flow on both sides **Second Experiment**





ibdump sender 1 flow raw data on both sides Second Experiment



	Ι	
Interval	ibdump_sender	Percentage
(us)	Occurrence	
0	3263	4.98%
1	2940	4.49%
2	3495	5.33%
3	7081	10.81%
4	41216	62.9%
5	7226	11.03%
6	124	0.19%
7	113	0.17%
8	8	0.01%
9	2	0.00%
10	0	0.00%
11	1	0.00%
12	0	0.00%
338	0	0.00%
339	0	0.00%
340	0	0.00%

		ALLIANCE
Interval	ibdump_receiver	Percentage
(us)	Sender1 Occurrence	
0	4107	6.27%
1	9800	14.95%
2	6034	9.21%
3	5671	8.65%
4	31164	47.56%
5	7798	11.9%
6	253	0.39%
7	441	0.67%
8	106	0.16%
9	15	0.02%
10	8	0.01%
11	4	0.01%
12	1	0.00%
338	0	0.00%
339	1	0.00%
340	0	0.00%

4. Our use of the tools to analyze packets



- 4.1 Flow Control mechanism
- 4.2 Study of the switch buffer size
- 4.3 Study of the tick value



- InfiniBand Link Layer Flow Control (FC) mechanism
- IB sender will NOT send data packets unless it knows for sure that the other side of the physical link has enough buffer to hold the data
- Flow Control Packets (FCPs) are used to report the available buffer space
- Only CatC analyzer can capture FCPs



FCP format

	Flow Control Packet - general format													
bits bytes	31	-24	23-16	15	5-8	7-0								
0-3	Ор		FCTBS	VL		FCCL								
4-5		LPC	RC											

- If A sends a FCP to B, then
 - FCTBS: total blocks A has sent to B since link initialization
 - FCCL: the sum of the total blocks A has received from B, plus the available buffer space in A's receive buffer
 - Both numbers are increasing monotonically, modulo 4096
 - One block is 64 bytes of buffer space



• Experiment:

- A sender is sending 128Mi bytes of data to a receiver, using RDMA_WRITE
- MTU = 2k, 65536 data packets
- Each packet is at least 2048 + 8 + 12 + 6 = 2074 bytes.
- Each packet occupies $\left[\frac{2074}{64}\right] = 33$ FC blocks



Starting FCCL/FCTBS before A (Tx) sends data packets to B (Rx)

Packet	D.	Link FC	FCTBS	٧L	FCCL	LPCRC	Time Delta	Time Stamp
78415	IK.A	normal	547	0x0	3206	0x4A64	184.096 µs	00008.4500 1510
Packet	Tw	Link FC	FCTBS	٧L	FCCL	LPCRC	Time Delta	Time Stamp
78416	1X	normal	1404	0x0	1341	0xAABF	69.856 µs	00008.4501 7534

A has sent 1404 blocks to B

Pack	et	D.	Link FC	FCTBS	٧L	FCCL	LPCRC	Time Delta	Time Stamp
7841	7	KX	normal	547	0x0	0200	0x4A64	73.120 µs	00008.4501 24998
						~			

A receives a FCP from B, in which the FCCL value is 3206

3206 = total blocks B has received from A + the available receive buffer space in B

3206 – 1404 >> 33, based on this calculation, A is able to send a data packet





 FCCL value update -> means one or more blocks are released in B's receive buffer






FCTBS value update

Packet	Тх	LRH DLIC	SLID	ВТН	RDMA W	/RITE		Data	ICRC	VCRC	Time Delta	Time Stamp
78545	I X	0x000)4 0x0005	וווט	RC 07	F M L	512	2 dwords	0x7F2388FC	0x04CB	60 ns	00008.4502 16319
Deelest		Link EO	ECTRO	V./I	ECCL	LDCD	_	Lilla	Time Chann			
Packet	- Rx	Link FC	FCTBS	VL	FCCL	LPCR	_	Idle	Time Stamp			
78546		normal	547	0x0	3309	0xA70	29	504 ns	00008.4502 16334			
Packet		Link FC	FCTBS	VL	FCCL	LPCR	С	Idle	Time Stamp			
78547	Rx	normal	547	0x0	3310	Ox44E	5	568 ns	00008.4502 16462			
Packet		Link FC	FCTBS	VL	FCCL	LPCR	С	Idle	Time Stamp			
78548	Rx	normal	547	0x0	3311	0xE5F			00008.4502 16606			
70040		IIUIIIIai	U47	UXU	3311	I OXESI		300 118	00000.4302 10000			
Packet	Rx	Link FC	FCTBS	VL	FCCL	LPCR	С	Time Delta	Time Stamp			
78549	TX.	normal	547	0x0	3312	0x8B7	Έ	160 ns	00008.4502 167	50		
Packet		Link FC	FCTBS	VL	FCCL	LPCR	С	Idle	Time Stamp	1		
78550	Тх	normal	2262	0x0	1341	0xF6E			008.4502 16790			
										,		
Packet	Тх	LRH DLID	SLID	ВТН	RDMA V			Data	ICRC	VCRC	Time Delta	Time Stamp
78551	IX	0x000)4 0x0005		RC 07	F M L	512	2 dwords	0x12A43AC0	0xAE74	248 ns	00008.4502 16792
Packet		Link FC	FCTBS	VL	FCCL	LPCR	_	Idle	Time Stamp			
	Rx						_					
78552		normal	547	0x0	3313	0x2A8	טע	520 ns	00008.4502 16854			
Packet	D.	Link FC	FCTBS	٧L	FCCL	LPCR	С	Idle	Time Stamp			
78553	Rx	normal	547	0x0	3314	0xC94	IC .	568 ns	00008.4502 16986			

March 19, 2015 #OFAUserGroup 30



Before A sends data packets to B, the starting FCTBS value is 1404



- The latest FCTBS value is 2262
- (2262 1404) / 33 = 26 data packets have been sent from A to B



Object:

MLNX SX6036 FDR switch

Use the CatC analyzer to determine the switch buffer size

Assumption:


- 1. input-queued switch
- 2. shared buffer per port, divided by the available Virtual Lanes (VLs)



The buffer size is an indicator of the latency a program may experience


SDR 1 and SDR 2, two senders are sending data to a SDR receiver MTU 2k, data transmission is on VL0 (Start SDR 2 later than SDR 1)

- 1. at the very beginning, each SDR sender can inject packets in 2us
- 2. when congestion occurs, each SDR sender can only inject packets in 4us






- Buffer space on each port is not full
- Packets can be put in 2us interval






- Buffer space on each port is full
- Senders have to wait until there are enough buffer space on switch port to hold the data packets







A2: The first data packet of SDR 2 (SDR 2 is started later than SDR 1)

B1: The first SDR 1 data packet whose inter-packet interval on its sending side is 4us



On Mellanox SX6036 switch,

By counting the number of the green packets in the 2nd phase,

the determined switch input VL buffer space is around 32Ki bytes.

With configuration of 4 VLs, 4 * 32Ki = 128Ki bytes for each input port



Congestion Indicator (counter) PortXmitWait:

Port counter that is used to indicate the "number of ticks during

which selected port had data to transmit but none was sent during

the entire tick either because of insufficient credits or due to

lack of arbitration"



PortXmitWait:

What is the tick?

Tick indicates the node's sampling clock interval:

encoding value * symbol time

symbol time:

the time required to transmit an 8 bit data quantity onto a physical lane (SDR symbol time 4ns)


encoding value:

multiple of the symbol time. 1 ~ 256


perfquery -c LID Port_Number




1) Both buffers are empty




2) Buffers are filling up



3) Buffers are full







A2: Time when SDR R starts receiving packets from both competing flows

B1: Time when the inter-packet intervals on each sender side go up to 4us

L: Time when SDR R receives the last SDR 1 data packet



• *Tick* =


Congestion Duration from the Point B1 to the Point L

PortXmitWait value increase in the time period (PointB1 \sim point L)

Duration of the Congestion = TIME_{B1-L} - TIME_{regular}



Congestion time



MLNX MT26428 QDR CA encoding value = 31 = 0x1F


perfquery –c LID 1
Tick.....0x1F

Acknowledgement



I would like to thank for their support

- My advisor, Professor Robert D. Russell
- National Science Foundation Grant OCI-1127228
- Software Forge, Inc. -- for the loan of the CatC analyzers
- University of New Hampshire InterOperability Lab (UNH IOL)



Thank You



OpenFabrics Software User Group Workshop