

2020 OFA Virtual Workshop

# An FPGA platform for Reconfigurable Heterogeneous HPC and Cloud Computing

Francois Abel, Burkhard Ringlein, Beat Weiss, Christoph Hagleitner and Bernard Metzler

**IBM Research - Zurich** 

# Agenda

- The advent of accelerators
- The cloudFPGA platform from 10'000 feet
- Architecture and design choices
  - Hardware: Boards, SLEDs, chassis
  - Software: Shell, Role, Management Core
  - Data Center: Resource Manager
- Deployment @ ZYC2


#### Network Stack

- Data path
- RDMA/Fabric choices
- NVM integration


#### Summary & Outlook & Call for contributions

# **Computing Efficiency: 40 Years in a Minute**

- Memory capacities are scaling directly with Moore's law.
- So did the clock speeds until the very early 2000s.
- Then physical effects limited the clock speeds to ~ 4Ghz.
- To take profit from a still increasing number of transistors, specialization seems to be a promising path.
- System specialization using accelerators: Architectures designed with a specific class of computations in mind.



J. Hennessy, D. Patterson, Computer Architecture: A Quantitative Approach (6th Edition, 2019)



Inspired by Bernd Klauer. The convey hybrid-core architecture. High-Performance Computing Using FPGAs, Springer, New York, 2013

# Silicon Alternatives for rapid enterprise-ready Specialization

multiple

2017 Figures source: AWS - Announcing Amazon EC2 F1 Instances with Custom FPGAs, Bringing Hardware Acceleration closer to the programmer, Ecoscale-ExaNest workshop,

Control

ST

ACC

ROR


ADD


MUL

LD

ST

ACC





Not covered here


ASIC

### cloudFPGA Goals

#### Goal $\rightarrow$ Deploy FPGAs at <u>large scale</u> in hyperscale Data Centers




- Cloud driven requirements
  - Server commodity & homogeneity
  - Decrease in cost and power
  - Easy to manage and to deploy
  - On-demand acceleration
  - High utilization + workload migration
  - ✓ Security, virtualization, orchestration
  - ✓ Hybrid → public & private
  - ✓ Flexible → IaaS, PaaS, FaaS
  - ✓ Clusters  $\rightarrow$  #accelerators per server
  - ✓ Community  $\rightarrow$  # of APPs, # of developers



## cloudFPGA in a few Words

- End of CPU slavery
  - FPGA becomes the compute node
- Standalone Operation
  - Disaggregate from CPU servers
  - Independent scaling of compute
  - Fast, independent operation (power on/off)
- Network attached
  - TCP/UDP/IP/Ethernet (today 10 .. 40GbE)
  - Leaf-spine topology
- Hyperscale infrastructure
  - Focus on cost, energy, density, scalability
  - Promotes usage of mid-range FPGAs












### FPGAs to become 1st class citizens in DC Cloud



## **DC Vision = Hyperscale Infrastructure**




### Cloud Vision = IaaS, PaaS, FaaS






# Architecture & Design choices HW: Boards, SLEDs, chassis

### Standalone $\rightarrow$ The FPGA becomes the Node




# Standalone network-attached FPGA


- 1. Replace PCIe I/F with integrated NIC (iNIC)
- 2. Turn FPGA card into a standalone resource
- 3. Replace transceivers with backplane connectivity



### One carrier SLED (a.k.a PoD) = 32 FPGA modules




## The cloudFPGA Platform (19"x2U w/64 FPGAs)







# Architecture & Design choices SW: Shell, Role, Management core

## Hardware Abstraction → Shell Role Architecture (SRA)



## cloudFPGA Development Kit (cFDK)






## **FPGA Management Core**

#### There is one management core per FPGA (FMC):

 The FMC contains a simplified HTTP server which provides support for the REST API calls issued by the Data Center Resource Manager (DCRM).



The FMC understands REST API calls:


- POST /configure Submits a partial bitfile and triggers the PR of the Role region.
- GET /status Returns some application-specific status information.
- PUT /node\_id Sets the node-id register of the Role.
- POST /routing Sends the routing information of a cluster to the FPGA.



# Architecture & Design choices DC: Resource manager

# **Cloud Service Architecture for FPGAs (1/2)**


- Instance = CPU + Image
- Cluster = N \* Instance



A typical cloud service hosting VMs has three components:

- A pool of compute resources
- A database of VM images
- A management service

### **Cloud Service Architecture for FPGAs (2/2)**



© OpenFabrics Alliance


## **RESTful Web API Based**

cloudFPGA Resource Manager API		
Clusters	Show/Hide   List Operations   Expand Operations	
Images	Show/Hide List Operations Expand Operations	
GET /images	Get all user images	
Post /images	Upload an image	
DELETE /images/{image_id}	cloudFPGA Resource Manager API	
GET /images/{image_id}		
Instances	Clusters	ShowHide   List Operations   Expand Operations
Resources	GET /clusters	Get all user clusters
GET /resources	POST /clusters	Request a cluster
POST /resources	DELETE /clusters/{cluster_id}	Delete a cluster
ccr /resources/status/{status}	GET /clusters/{cluster_id}	Get a cluster
OFLETE /resource_id}		
/resources/{resource_id}	Images	Show/Hide List Operations Expand Operations
PUT /resource_id}	Instances	Show/Hide List Operations Expand Operations
CET /resource_id}/status/	GET /instances	Get all instances
PUT /resource_id}/status/	POST /instances	Create an instance
[ BASE URL: / , API VERSION: 0.2 ]	DELETE /instance_id}	Remove an instance
	GET /instances/{instance_id}	Get a single instance
	Resources	Show/Hide List Operations Expand Operations
	[ BASE URL! / , API VERSION! 0.2 ]	



# cloudFPGA Deployment @ ZYC2


# laaS - "Hello, World!" with a single FPGA



Setup a VPN client, create an OpenStack project and a private network for it

Download the cFDK to work remotely on your desktop or use a VM @ ZYC2

- Develop and simulate
- Place and route
- Upload your bitstream
- You'll receive an *image-id*
- Request an instance to be launched with your *image-id*
- You'll get back an *image-IP* and an *instance-id*
- Ping the *image-IP*
- You are ready to communicate with your FPGA via network sockets with TCP or UDP protocol!




## PaaS - ZRLMPI Framework

{
 "node": {
 "cpu" : [0]
 "fpga": "1-8"
 }
}

#### MPI is the *de-facto* standard for HPC

• ZRLPMI  $\rightarrow$  Bring MPI to Reconfigurable Heterogeneous HPC clusters




ZRLMIPrun → One-click deployment





# cloudFPGA Networking

### Network topology per chassis = 64 FPGAs + 2 Switches




SP x1 Service Processor

© OpenFabrics Alliance

27

# cloudFPGA Networking per Card

- Ethernet 10 Gb/s
- TCP/IP and UDP/IP stack (+ ICMP, ARP...)
- 10k simultaneous connections
- Active and passive connection establishment
- Network stack: 15% of FPGA logic



# cloudFPGA Networking: RX/TX path


- Application interface
  - Socket API
  - Asynchronous RX:
    - TOE receives
    - TOE signals app reception
    - App reads/copies data
  - Asynchronous TX:
    - App signals buffer
    - TOE copies data

#### Data path (example RX)

- IP receive, TOE places into memory
- TOE signals data reception and buffer location
- Socket receive copies data
- Path-through optimization for small # connections and immediate consume by application


#### Architecture ready for RDMA operations

- RoCEv2 or iWarp implementation needed
- libfabrics or libibverbs application library needed
- Feel free to contribute!



### cloudFPGA Networking: Performance

#### Comparison with bare-metal servers, VMs and Linux containers @ 10 Gb/s Ethernet




# **Non-volatile Memory Integration**

#### 2 options for NVM integration:

- Replacing FPGA with NVMeF target possible
- Adding NVMe resource to FPGA preferred
- NVMe-oF target (TCP based)
- Remote (peer FPGA or CPU) + local access
- Very dense NVM integration
- Flexible 'near storage compute'



**CF-NVMe-v2 (FPGA + 2x2TB )** (256TB per chassis / 4 PB per rack)



**FPGA Module** 

# Summary

- FPGAs are eligible to become 1<sup>st</sup> class citizens
  - Standalone approach sets the FPGA free from the CPU
    - Large scale deployment of FPGAs independent of #servers
    - Significantly lowers the entry barrier
  - Promotes the use of medium and low-cost FPGAs
- The network-attachment model
  - Makes FPGAs IP-addressable and scalable in DCs
    - Users can rent and link them in any type of topology
  - Opens the path to use FPGAs in large scale applications
    - Serverless computing, HPC, DNN inference, Signal Processing, ...
- The hyperscale infrastructure
  - Integrates FPGAs at the chassis (aka drawer) level
  - Combines passive and active water cooling
  - Key enabler for FPGAs to become plentiful in DCs



# **Future Work**

#### Open-source the cloudFPGA Development Kit (cFDK)

• Give the research community access to cloudFPGA platform

#### Walking up the application stack

- Lower-precision inference and autoML
- Support for Vitis accelerated libraries
- Large-scale distributed applications
- Support popular programming languages and frameworks

#### Walking up the systems stack

- Integration with Function-as-a-Service (aka Serverless computing)
- Add composable and disaggregated storage (NVMe-oF)
- Lighter and faster data center network protocols
- Adding RDMA protocols and API's
- Expand the numbers of Xilinx-based modules & support other FPGA vendors
- Share the cloudFPGA platform design (e.g. à la OCP)



### 2020 OFA Virtual Workshop

# **THANK YOU**


Bernard Metzler

**IBM Research - Zurich** 





### From top-of-rack down to SLED/PoD switch





Switch Module SM6000


## How does it compare w/ PCle cards?

37


• For comparison: ALPHA DATA ADM-PCIE-9H3, 1/2 Length, low profile, x16 PCIe form Factor







Figurative picture



# How to disaggregate 4PB per rack with NVMe-over-TCP





