

2021 OFA Virtual Workshop

# UNDERSTANDING COMPUTE EXPRESS LINK 2.0: A CACHE-COHERENT INTERCONNECT

Jim Pappas, Chairman

**CXL** Consortium



Compute Express Link™

#### **INDUSTRY LANDSCAPE**

Industry trends are driving demand for faster data processing and next-generation data center performance



#### **CXL CONSORTIUM**

**CXL Board of Directors** 



Industry Open Standard for High Speed Communications

150+ Member Companies

## **CXL DELIVERS THE RIGHT FEATURES AND ARCHITECTURE**

#### Challenges

Industry trends driving demand for faster data processing and next-gen data center performance

Increasing demand for heterogeneous computing and server disaggregation

Need for increased memory capacity and bandwidth

Lack of open industry standard to address next-gen interconnect challenges

CXL An open industry-supported cache-coherent interconnect for processors, memory expansion and accelerators

#### Coherent Interface

Leverages PCIe with 3 mix-and-match protocols

#### Low Latency

.Cache and .Memory targeted at near CPU cache coherent latency

#### Asymmetric Complexity

Eases burdens of cache coherent interface designs

## **REPRESENTATIVE CXL USAGES**





# **THE NEW FEATURES OF CXL 2.0**

#### DATA CENTER: LOOKING OUTSIDE IN: SCOPE OF CXL 2.0 OVER CXL 1.1



Feature	Description
CXL PCIe End-Point	CXL device to be discovered as PCIe Endpoint Support of CXL 1.1 devices directly connected to Root-Port or Downstream Switch Port
Switching	Single level of switching with multiple Virtual Hierarchies (cascaded possible in a single hierarchy) CXL Memory Fan-Out & Pooling with Interleaving CXL.Cache is direct routed between CPU and device with a single caching device within a hierarchy. Downstream port must be capable of being PCIe.
Resource Pooling	Memory Pooling for Type3 device – Multiple Logical Device (MLD), a single device to be pooled across 16 Virtual Hierarchies.
CXL.cache and CXL.mem enhancements	Persistence (Global Persistence Flush), Managed Hot-Plug, Function Level Reset Scope Clarification, Enhanced FLR for CXL Cache/Mem, Memory Error Reporting and QoS Telemetry
Security	Authentication and Encryption – CXL.10 uses PCIe IDE, CXL defines similar capability for CXL.\$Mem
Software Infrastructure/ API	ACPI & UEFI ECNs to cover notification and management of CXL Ports and devices CXL Switch API for a multi-host or memory pooled CXL switch configuration and management

Feature	Description				
CXL PCIe End-Point	CXL device to be discovered as PCIe Endpoint Support of CXL 1.1 devices directly connected to Root-Port or Downstream Switch Port				
Switching	Single level of switching with multiple Virtual Hierarchies (cascaded possible in a single hierarchy) CXL Memory Fan-Out & Pooling with Interleaving CXL.Cache is direct routed between CPU and device with a single caching device within a hierarchy. Downstream port must be capable of being PCIe.				
Resource Pooling	Memory Pooling for Type3 device – Multiple Logical Device (MLD), a single device to be pooled across 16 Virtual Hierarchies.				
CXL.cache and CXL.mem enhancements	Persistence (Global Persistence Flush), Managed Hot-Plug, Function Level Reset Scope Clarification, Enhanced FLR for CXL Cache/Mem, Memory Error Reporting and QoS Telemetry				
Security	Authentication and Encryption – CXL.10 uses PCIe IDE, CXL defines similar capability for CXL.\$Mem				
Software Infrastructure/ API	ACPI & UEFI ECNs to cover notification and management of CXL Ports and devices CXL Switch API for a multi-host or memory pooled CXL switch configuration and management				

### **BENEFIT OF CXL 2.0 SWITCHING**

Expansion



## **BENEFIT OF CXL 2.0 SWITCHING**

Pooling



## **BENEFIT OF CXL 2.0 SWITCHING**

Pooling



Feature	Description				
CXL PCIe End-Point	CXL device to be discovered as PCIe Endpoint Support of CXL 1.1 devices directly connected to Root-Port or Downstream Switch Port				
Switching	Single level of switching with multiple Virtual Hierarchies (cascaded possible in a single hierarchy) CXL Memory Fan-Out & Pooling with Interleaving CXL.Cache is direct routed between CPU and device with a single caching device within a hierarchy. Downstream port must be capable of being PCIe.				
Resource Pooling	Memory Pooling for Type3 device – Multiple Logical Device (MLD), a single device to be pooled across 16 Virtual Hierarchies.				
CXL.cache and CXL.mem enhancements	Persistence (Global Persistence Flush), Managed Hot-Plug, Function Level Reset Scope Clarification, Enhanced FLR for CXL Cache/Mem, Memory Error Reporting and QoS Telemetry				
Security	Authentication and Encryption – CXL.IO uses PCIe IDE, CXL defines similar capability for CXL.\$Mem				
Software Infrastructure/ API	ACPI & UEFI ECNs to cover notification and management of CXL Ports and devices CXL Switch API for a multi-host or memory pooled CXL switch configuration and management				

### **BENEFITS OF CXL 2.0**

and Persistent Memory

	Moves P from (	ersistent Memory Controller to CXL	Enables Standard of the Memory	lized Management / and Interface	Supports a Wide Variety of Industry Form Factors		
			10 <sup>0</sup>				
Men		CXL 2.0 Persistent Memory	/	10 <sup>2</sup> –10 <sup>3</sup>	CXL+PM Fills the Gap!		
arage	Performance SSD     Capacity SSD			10 <sup>4</sup> 10 <sup>5</sup>			
ন্দ	HI I	סכ	Latency –	10 <sup>6</sup> nanoseconds			

Feature	Description
CXL PCIe End-Point	CXL device to be discovered as PCIe Endpoint Support of CXL 1.1 devices directly connected to Root-Port or Downstream Switch Port
Switching	Single level of switching with multiple Virtual Hierarchies (cascaded possible in a single hierarchy) CXL Memory Fan-Out & Pooling with Interleaving CXL.Cache is direct routed between CPU and device with a single caching device within a hierarchy. Downstream port must be capable of being PCIe.
Resource Pooling	Memory Pooling for Type3 device – Multiple Logical Device (MLD), a single device to be pooled across 16 Virtual Hierarchies.
CXL.cache and CXL.mem enhancements	Persistence (Global Persistence Flush), Managed Hot-Plug, Function Level Reset Scope Clarification, Enhanced FLR for CXL Cache/Mem, Memory Error Reporting and QoS Telemetry
Security	Authentication and Encryption – CXL.10 uses PCIe IDE, CXL defines similar capability for CXL.\$Mem
Software Infrastructure/ API	ACPI & UEFI ECNs to cover notification and management of CXL Ports and devices CXL Switch API for a multi-host or memory pooled CXL switch configuration and management

### **CXL 2.0 SECURITY BENEFITS**

CXL 2.0 provides Integrity and Data Encryption of traffic across all entities (Root Complex, Switch, Device)



## CXL 2.0: BACKWARDS COMPATIBLE WITH CXL 1.0/1.1

CPU – Device Connectivity	CXL 1.X	XL 1.X (1.1/1.0) EP		EP	PCIe EP/ Switch	Comments	
CPU with CXL 1.x	L CXL 1.x		CXL 1.x		PCIe	CXL 2.0 EP needs to support both RCiEP and EP modes	
CPU with CXL 2.0	PU with CXL CXL 1.x		CXL 2.0		PCIe	CXL 2.0 CPU also needs to be bi- modal for backwards compatibility	
CXL 2.0 Switch Connectivity		Operation Com		mments			
Upstream: CPU		Only CXL 2.0		Since switch definition is with CXL 2.0, the platform requirement is upstream port be a CXL 2.0 CPU			
Downstream: CXL Device		CXL 1.x or CXL 2.0 All an		All d and	All downstream CXL ports work as CXL 1.x or CXL 2.0 – mix and match to the device's capability		
Downstream: PCIe EP/ Switch		PCIe Any a P ass		Any a PC assig	ny CXL switch downstream Port must be able to support PCIe hierarchy, either an EP or a PCIe switch but ssigned to *one* domain		
Downstream: CXL Switch		N/A		CXL virtu	CXL 2.0 is defined only as a single level switch for multiple virtual hierarchies (no cascading of CXL switches)		

### **IN SUMMARY**

#### CXL Consortium momentum continues to grow

- 150+ members and growing
- Responding to industry needs and challenges

#### CXL2.0 introduces new features & usage models

- Switching, pooling, persistent memory support, security
- Fully backward compatible with CXL 1.1 and 1.0
- Built in Compliance & Interop
  program

#### Call to action

- Join CXL Consortium
- Visit<u>www.computeexpresslink.org</u> for more information
- Follow us on <u>Twitter</u> and <u>LinkedIn</u> for more updates!







#### 2021 OFA Virtual Workshop

# **THANK YOU** Jim Pappas, CXL Chairman **CXL Consortium**

