

2022 OFA Virtual Workshop

# COMMUNICATION AND COMPUTATION API COMPOSABILITY XPU SUPPORT IN OFI

Sean Hefty Intel Corporation April 2022



#### Introduction:

Heterogeneous memory Computational awareness

#### **NIC-XPU** coordination:

Workflow model XPU initiated communication NIC initiated computation

#### **Other thoughts:**

Restrictions Exploration Focus on enabling the technology

No discussion on effectiveness

## INTRODUCTION HETEROGENEOUS MEMORY SUPPORT



## INTRODUCTION COMPUTATIONAL AWARENESS



#### NIC-XPU COORDINATION WORKFLOWS





Example: GPU + RDMA NIC



Example: RDMA NIC + GPU

#### NIC-XPU COORDINATION WORKFLOWS



#### NIC-XPU COORDINATION WORKFLOWS



## XPU INITIATED COMMUNICATION CONCEPTUAL MODEL



#### XPU INITIATED COMMUNICATION PHASE I: XPU TRIGGERED OPS



#### XPU INITIATED COMMUNICATION PHASE I: XPU TRIGGERED OPS

Universal triggering mechanism o

Supports broad range of NIC implementations

```
CPU queues XPU triggerable transfer
       fi writemsg(endpoint, msg, FI TRIGGER)
                       references
       struct fi triggered xpu {
            enum fi hmem iface iface;
            union {
   XPU
                  int cuda;
                  int ze;
             } device;
array of
             int count;
triggering
            struct fi_trigger_var var[];
variables
       };
```

Writing to variables Likely: couple trigger the transfer variables struct fi triggered var { enum fi datatype data type; int count void \*addr; union { uint8 t val8; uint16 t val16; uint32 t val32; uint64 t val64; uint8 t \*data } value; }; Compute side requirement: write memory (possibly across PCI)

### NIC INITIATED COMPUTATION CONCEPTUAL MODEL



## NIC INITIATED COMPUTATION PHASE I: PUNT!

#### What could the app do?



## OTHER THOUGHTS RESTRICTIONS

- XPU triggerable endpoint not sharable with host
  - Increases resources
  - Significant impact for underlying connections
- Triggers must be signaled in order
  - Some NICs may allow signaling out of order, but will be processed in order
- Want write-after-write ordering
  - Or delay writing signal until data transfer complete
- Defer processing until data from all peers have arrived
  - Atomic add can help here

Proposal: application managed command windows

May need new network protocols – write + atomic add

#### OTHER THOUGHTS EXPLORATION



## OTHER THOUGHTS EXPLORATION

I got nothing.

NIC initiated computation



# THANK YOU